

97-1 Preliminary Syllabus, Da-Yeh Univ

Information			
Title	Verilog硬體描述語言	Serial No. / ID	0658 / EEI3106
Dept.	電機工程學系	School System / Class	大學日間部3年1班
Lecturer	陳慶順	Full or Part-time	專任
Required / Credit	Optinal / 3	Graduate Class	NO
Time / Place	(一)9AB / H731	Language	Chinese

Introduction
This course is intended to introduce and show students how to write hardware de s c r i p t ion in Verilog, and how to write them in a synthesis-friendly style.

Outline
<ol style="list-style-type: none">1. A Tutorial Introduction2. Logic Synthesis3. Behavioral Modeling4. Concurrent Processes5. Module Hierarchy6. Logic Level Modeling7. Cycle-Accurate Specification8. Advanced Timing

Prerequisite
Computer Programming Language Digital Logic